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Abstract — Every new computer server introduced to the 
market aims at delivering the best tradeoff between performance 
and power consumption. This goal is crucial in the case of servers 
for cloud computing hardware infrastructure. In this context, 
power delivery (PD) experts are adopting higher frequency 
switching voltage regulators (VR) to reduce platform’s cost as 
well as total cost of ownership (TCO).  Because of this fact, the 
real estate of components, such as voltage regulators and output 
inductors, is shrinking as VR frequency increases. As a 
consequence, achieving the best performance of the VR implies 
looking into phase shedding schemes, as well as EM coupled 
inductor design, among other techniques, to mitigate power 
losses. This paper focuses on the study of the best angle 
arrangement possible for high frequency VR applications, by 
exploring angle settings under light load scenarios, aiming to 
minimize VR’s power loss and output’s voltage ripple. 
Index Terms — high frequency switching, multiphase voltage 
regulator, optimization, phase configuration, power loss 
reduction, ripple reduction. 
I. INTRODUCTION
As customers demand for better power efficiency and 
performance from server computers, every new CPU server 
generation faces more challenges to meet such demands. In 
recent years, power delivery (PD) engineers have come across 
with several strategies, such as multiphase voltage regulators 
(VR) [1,2] to improve transient responses and reduce power 
losses and ripple, coupled inductors [3,4] to enhance 
efficiency, high-frequency (HF) switching voltage regulators 
[5-7] for fast transient performance, phase shedding schemes 
[8,9] for better efficiency at lighter loads, etc. 
VR designs are rapidly moving to adopt HF switching 
implementations to reduce real estate space as well as 
platform’s bill of materials (BOM) cost. This trend imposes 
the need to deal with electromagnetic (EM) coupling due to 
proximity of components, especially for the output inductors. 
This paper focuses on the optimization of phase configurations 
to mitigate power losses and reduce output voltage ripple for 
HF switching VR applications for server computers. To 
illustrate the proposed approach, we consider a 4-phase VR 
under light load conditions, however, our technique can be 
extended to larger number of phases. 
The rest of the paper is organized as follows. In Section II, 
we review the methodology employed in the laboratory to set 
the best phase settings based on power loss and ripple 
measurements. Section III goes over a simulation tool 
developed in-house to approximate the results measured in the 
laboratory, facilitating phase exploration studies. Section IV 
shows a comparison between the results obtained in the 
laboratory and the simulation. To speed up our design process, 
we explore in Section V some optimization techniques to find 
the optimal phase recipe aiming at reducing power loss and 
ripple metrics. Finally, Section VI presents our conclusions. 
II. FINDING PHASE CONFIGURATION IN THE LABORATORY
Measuring in a reliable manner the losses through different
phase configurations in the laboratory, requires to maintain 
some variables controlled besides the load and the VR itself. 
The input voltage Vin and output voltage Vout are fixed to 
nominal settings. Also, a stable feedback configuration is used 
and the loading current Iload is fixed, while temperature of the 
VR is controlled and set to 25 °C. 
Measurements include the input power Pin and the output 
voltage ripple Vripple, since our goal is to minimize the power 
loss Ploss with the smallest Vripple. For this experiment, we can 
calculate the output power Pout considering that both Iload and 
Vout are fixed. From here, it is enough to measure Pin to 
calculate the efficiency η as well as the power loss Ploss. 
The angle resolution is limited by the VR’s registers that 
configure the delays between the different phases of the output 
inductors (see Fig. 1). We define the number of possible 
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Fig. 1. Multiphase Buck converter: 8-phase representation with ideal 
switches for each output inductor. 
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 discrete angle values per output inductor as Na. Then, the 
number of possible angle configurations Ncfg grows 
exponentially with the output inductors: 
 Nacfg NN =  (1) 
where N is the number of output inductors of the VR.  
For instance, if we have eight available output inductors (as 
in Fig. 1) with four possible angles per inductor, then N = 8 
and Na = 4, yielding Ncfg = 48 = 65,536 possible phase 
configurations. It is possible to simplify the problem by fixing 
one phase (e.g., θ1 = 0°) to reduce the number of possible 
configurations to Ncfg = 47 = 16,384. In our case, we selected 
only four out of the eight output inductors, as illustrated in Fig. 
2, keeping the rest fixed. 
 The pseudo code employed to sweep N different output 
inductors with Na different angle configurations per output 
inductor is shown in Fig. 3. 
III. SIMULATION APPROACH FOR PHASE CONFIGURATIONS 
To obtain an accurate output inductor model, the embedded 
package output inductor and its power distribution network 
(PDN) are modeled in a 3D field solver1 [7]. Our main interest 
focuses on characterizing the output inductor, for which we 
can extract the L, R, and C parasitic elements, as well as the 
inductor’s coupling factor (k), from the corresponding S-
parameters. 
These S-parameters are then loaded into our in-house 
simulation tool to perform Ploss and Vripple calculations. This is 
done by means of injecting DC and AC components at the 
input of the inductors given a configuration of Vin, Vout, fsw, 
Iload, Cin, Cout, and θ, where θ = [θ1 θ2 … θ8]T is the vector of 
available phases, fsw is VR’s operating switching frequency, 
Cin is the input’s filter capacitance and, Cout is the capacitance 
at the load. Finally, we set Iload under light load conditions, 
while Vin and switching transistors are assumed to be ideal 
components, as illustrated on Fig. 1. We are interested in 
performing the phase configuration study under light load 
conditions, since these conditions represent the largest AC loss 
contribution due to the switches and inductors, yielding to 
                                                                                              
1 PowerSI 3D-EM v17.0.0.12061.80497, Cadence Design Systems, Inc., San 
José, CA, 2016. 
more heat dissipation and a more expensive thermal design. 
There will be certain behaviors that will not be captured 
during simulation, such as PWM glitches and power losses at 
the switches. However, power losses on the switches are 
independent from θ. Hence, by neglecting the contribution of 
the PWM glitches on Vripple, we can approximately set our two 
main performance parameters of interest as functions of phase 
configuration variations, i.e., Vripple = f(θ) and Ploss = g(θ) . 
IV. VALIDATING THE SIMULATION APPROACH BY LABORATORY 
MEASUREMENTS 
Here we compare normalized simulation results versus 
laboratory measurements on a realistic environment (eight core 
Xeon® CPU). Normalized 3D plots of Vripple and Ploss are 
shown in Fig. 4. These plots are obtained from the laboratory 
and by using our in-house simulation tool predicting the 
behavior of the high frequency VR. For the sake of visual 
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Fig. 2. Visual representation of an embedded package inductor 
hocked to the high-frequency switching VR. Orange boxes represent 
the output inductors enabled for this study. θ2, θ0, θ7, and θ5 are kept 
fixed. Vectors θx and θy denote close neighboring output inductors. 
Fig. 4. 3D plots for normalized Vripple (top) and Ploss (bottom), 
sweeping two phases in the laboratory (left side) and in the 
simulation model (right side). 
set VR to NominalVoltage 
set Iload to ConstantCurrent 
set N to NumberofOutputInductor 
set Na to NumberofAngleConfigurations 
set AnglesList to [0, (360/Na), (2*360/Na), …, ((Na−1)*360/Na)] 
set θ1 to 0  
for each AngleValue2 in AnglesList   
    set AngleValue2 to θ2 
    for each AngleValue3 in AnglesList   
        set AngleValue3 to θ3 
 ⋮ 
                for each AngleValueN in AnglesList   
                    set AngleValueN to θN          
                    measure Vripple , Pin 
                    store Vripple, Pin in Results[AngleValue2, AngleValue3, 
…,AngleValueN] 
                end loop      
           ⋮ 
    end loop 
end loop
Fig. 3. Pseudo code implemented in the laboratory to measure Vripple 
and Ploss sweeping different phase angle configurations. 
 clarity, we fix θ1 = 0° and θ3 = 0° for Vripple, and θ1 = 0° and θ3 
= 67° for Ploss (see Fig. 2). It is seen from Fig. 4 that the 
simulation model approximates with quite acceptable accuracy 
the behavior of the actual physical platform. While, the 
relative errors of our simulation model with respect to 
laboratory measurements are less than 20% for Vripple, and less 
than 15% for Ploss. 
V. FINDING THE BEST PHASE CONFIGURATION BY NUMERICAL 
OPTIMIZATION 
As observed in Fig. 4, phase configuration can greatly 
impact both Vripple and Ploss. Given the multiplicity of available 
angle combinations and the dimensionality of the spatial 
configuration on converter’s inductors, a practical approach 
lies in the implementation of optimization techniques. Since 
this problem requires the simultaneous minimization of two 
functions, here we propose a minimax formulation, which is 
described up next. 
A. Power Loss and Output Ripple Error Function 
We define maximum acceptable values for Ploss and Vripple, 
denoted as Plossmax and Vripplemax. Then, error functions are 
defined as 
 ( ) 1)()( max −= ripplerippleVripple VVe xx  (2) 
 ( ) 1)()( max −= lossPlossPloss PPe xx  (3) 
where vector x contains the current phase configuration, 
eVripple(x) is the error function value for the current Vripple(x), 
while ePloss(x) is the error function value for the current 
Ploss(x).  
The values selected for Vripplemax and Plossmax are defined to 
achieve an overall CPU efficiency enhancement of at least 0.5 
%. Even though, this increase in efficiency can be regarded as 
a small enhancement, in practice it can greatly reduce the 
thermal impact on the CPU, by up to 5 °C, which has a very 
significant impact for cloud computing servers. 
B. Optimization Problem Formulation 
The optimization problem is formulated to find the argument 
that minimizes with respect to x the maximum error function 
value for Vripple and Ploss: 
 )(minarg* xx
x
u=  (4) 
 )}(),(max{)( xxx PlossVripple eeu =  (5) 
where x* is the optimal phase configuration found, and the 
corresponding minima values of Vripple and Ploss are denoted as 
Vripple* and Ploss*. If u(x*) < 0 we guarantee that both Vripple and 
Ploss at x* are below their maximum acceptable values at the 
optimal phase configuration found. However, if u(x*) > 0, at 
least one of these performance responses is exceeding its 
maximum value. 
C. Implementing Optimization Flow 
We solve optimization problem (4)-(5), with error functions 
defined by (2)-(3), using two different optimization 
algorithms, both available in MATLAB2 optimization toolbox. 
In the first case we use the sequential quadratic programing 
(SQP) algorithm based on the Broyden-Fletcher-Goldfarb-
Shano (BFGS) formula [10]. SQP is a powerful algorithm 
suitable for nonlinear programming and continuous problems; 
it is a gradient-based deterministic method and requires an 
initial guess or starting point x(0). In the second case, we use 
the genetic algorithm (GA), which in principle is a global 
optimization random population search method (no gradients 
required), suitable for a discrete solution space. 
Up next, we enlist a summary of the optimization flow we 
followed (see Fig. 5): 
a. Load S-parameters from 3D FEM solver. 
b. Set converter’s operating conditions (Vin, Vout, fsw, Iload, 
Cin, Cout). 
c. Define Vripplemax and Plossmax, such that CPU’s overall 
efficiency improves by at least 0.5 %. 
d. For the case of SQP, define an initial guess for phase 
configuration x(0) to calculate the initial errors. 
e. Choose one of the two optimization algorithms. 
f. Apply the selected optimization algorithm to solve (4). 
For the case of GA, the solution space is restricted to 
discrete angle steps. In the case of SQP, optimization is 
conducted over a continuous design space. 
g. Test if Vripple(x*) and Ploss(x*) meet Vripplemax and Plossmax. If 
not, relax Vripplemax and Plossmax, and repeat the process 
from d. 
D. Optimization Results 
                                                                                              
2 MATLAB, Version R2015a, The MathWorks, Inc., 3 Apple Hill Drive, 
Natick MA 01760-2098, 2006. 
start
Load 3D FEM S-parameter
Set Vin, Vout, fsw, Iload, Cin, Cout 
solve
x*= arg minx u(x)
u(x) = max{eVripple(x),ePloss(x)}
eVripple(x) = (Vripple(x)/Vripplemax)−1
ePloss(x) = (Ploss(x)/Plossmax)−1 
Vripple(x*) ≤ Vripplemax
&
Ploss(x*) ≤ Plossmax  
end
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Choose optimization method
Define Vripplemax & Plossmax
Relax (increase)
 Vripplemax & Plossmax
Fig. 5. Optimization flow to obtain the best phase angle recipe while 
minimizing Vripple and Ploss from a high-frequency switching VR. 
 
 Since our simulation model is very fast, the aforementioned 
algorithms were run 100 times total, 50 times using SQP (with 
different starting points) and 50 times with the GA, registering 
each time the optimal values for Ploss and Vripple. To simplify 
our study (see Section II), instead of analyzing four phases at a 
time, we maintained one of the phases fixed (θ1 = 0°). In the 
case of GA, 100% of the optimized angle results landed at the 
same angle configuration (see normalized Ploss and Vripple 
results in Table I). Although there is no mathematical proof 
that shows this result is the global minimum, by “eye 
inspection” in the laboratory, we confirmed the optimal 
solution found by GA corresponds to the best one identified by 
exploring the entire solution space as illustrated in Fig. 4. 
Results from Table I confirm that SQP can reach either a 
local or the global minimum. Most of the times (70%) we run 
SQP landed at the same solution (after rounding) found by 
GA, while 30% of the times landed at a local minimum. 
The number of objective function evaluations during 
optimization is also a figure of merit. For the case of GA, it 
required an average of 2,250 objective function evaluations. 
Even though this number is large, it is still significantly 
smaller than the 16,384 measurements needed to sweep the 
entire solution space in the laboratory (see Section II). In 
contrast, using SQP with random initial angles, it required an 
average of 406 function evaluations, confirming that SQP is 
much faster than GA, but less reliable to find the global 
minimum, as expected. 
Finally, Fig. 6 shows the evolution of the objective function 
U during optimization for two particular cases. Fig. 6a shows 
the behavior of SQP when a very bad starting point is selected, 
which makes it comparable in computational cost to GA. Fig. 
6b confirms that GA yields larger oscillations of U during 
optimization than SQP due to its random population-based 
nature. 
VI. CONCLUSIONS 
We optimized phase configurations of a HF switching VR 
for PD CPU server applications. Our work covered several 
aspects to obtain the phase configuration. In the first aspect, 
we described how to estimate Ploss and Vripple of the physical 
CPU. On the second aspect, we modeled the output inductor 
and the behavior of the VR, to calculate Ploss and Vripple. We 
validated our simulation model by comparing versus 
laboratory measurements under a simplified multiphase 
scenario, showing good agreement. Finally, we implemented 
numerical optimization techniques in the simulation space. As 
a result, we identified faster the best phase configuration, 
decreasing Ploss and Vripple. This effort helped us to reduce the 
thermal stress on the physical chip. Furthermore, this work can 
be extended to more complex scenarios, where more 
interactions between different voltage domains play a 
significant role defining the best phase configuration. 
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TABLE I 
NORMALIZED POWER LOSS AND OUTPUT RIPPLE AT OPTIMAL SOLUTIONS  
Opt. Method x* (degrees) u(x*) Ploss(x*) Vripple(x*) 
GA [0.00  180.00  180.00]T -31.432×10-3 7.386×10-7 0.0298 
SQP (70% times) [0.41  180.15  180.35]T -31.431×10-3 3.024×10-6 0.297 
SQP (30% times) [307.13  132.66  156.71]T -16.692×10-3 98.073×10-3 0.0661 
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Fig. 6. Evolution of the objective function during optimization 
using: a) SQP with a bad starting point; and b) GA. 
